Nibble encoding for improved reliability of non-volatile memory

ABSTRACT

A wireless device to include a non-volatile memory to execute an encoding scheme to provide single-cell error detection and correction on program operations in which the initial nibble value is Fh and on program operations that result in a nibble value of 0h. The non-volatile memory uses multiple writes to program a nibble more than once with non-zero data between erase cycles.

Technological developments permit digitization and compression of large amounts of voice, video, imaging, and data information, which may be transmitted from laptops and other digital equipment to other devices within the network. These developments in digital technology and enhancements to applications have stimulated a need for memory storage to handle the higher data volume supplied to these processing devices. Therefore, improved circuits and improved methods are needed to increase the efficiency of memory operations.

BRIEF DESCRIPTION OF THE DRAWINGS

The subject matter regarded as the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of operation, together with objects, features, and advantages thereof, may best be understood by reference to the following detailed description when read with the accompanying drawings in which:

FIG. 1 is a diagram that illustrates a wireless device storing data in a non-volatile memory that incorporates an encoding scheme to allow bit twiddle programming granularity in accordance with the present invention;

FIG. 2 shows two tables where one table lists first-write nibble codes and the other table shows alternative rewriteable nibble codes;

FIGS. 3-6 are diagrams that illustrate nibble code transitions for four different first-write codes;

FIGS. 7-9 are diagrams of that show comprehensive nibble code transitions; and

FIG. 10 is a flow diagram that depicts a process and method used by an algorithm to manage the non-volatile memory encoding schemes.

It will be appreciated that for simplicity and clarity of illustration, elements illustrated in the figures have not necessarily been drawn to scale. For example, the dimensions of some of the elements may be exaggerated relative to other elements for clarity. Further, where considered appropriate, reference numerals have been repeated among the figures to indicate corresponding or analogous elements.

DETAILED DESCRIPTION

In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components and circuits have not been described in detail so as not to obscure the present invention.

Developments in a number of different digital technologies have greatly increased the need to store and transfer data from one device across a network to another system. Technological developments permit digitization and compression of large amounts of voice, video, imaging, and data information, which may be transmitted from laptops and other digital equipment to other devices within the network. The present invention may facilitate applications using higher resolution displays, better image capturing cameras, more storage capability, and new applications for mobile video. As such, the present invention may be used in a variety of products with the claimed subject matter incorporated into desktop computers, laptops, smart phones, MP3 players, USB drives, memory cards, cameras, communicators and Personal Digital Assistants (PDAs), medical or biotech equipment, automotive safety and protective equipment, automotive infotainment products, etc. However, it should be understood that the scope of the present invention is not limited to these examples.

FIG. 1 is a diagram that illustrates an embodiment that couples antenna(s) to a transceiver 12 to accommodate modulation/demodulation. Analog transceiver 12 is coupled with a processor 20 to process functions, execute applications and store results. The processor may include baseband and applications processing functions and utilize one or more processor cores 16 and 18 to allow processing workloads to be shared across the cores. The processor may transfer data through an interface 22 to memory storage in a system memory. In accordance with embodiments of the present invention a policy manager 24 is included within a Non-Volatile Memory (NVM) 26.

The memory cells of the non-volatile memory 26 are multilevel cells (MLC) that greatly increase the density of the memory device. Such MLC cells take advantage of the analog nature of a traditional flash cell to enable storage of multiple bits per memory cell by charging an electrically isolated polysilicon floating gate of the transistor to different levels.

After erasure the threshold voltage of every memory cell transistor in the non-volatile memory may be measured to verify an erased device. The erased state for each cell may be indicated by a designation of “L0”. Then, by using a controlled programming technique a precise amount of charge may be placed on the floating gate of selected memory cell transistors to increase the charge to the next charge state or next range that is indicated by a designation of “L1”. Additional programming to the next charge state places selected memory cell transistors in a range designated as “L2”. The final programmed state or range may be designated as “L3”. Thus, four levels of stored gate charge are manifested as four different threshold voltage changes of the memory cell transistor to provide cell storage of two data bits.

Non-volatile memory 26 may be divided or partitioned into logical blocks, pages or sectors. Non-volatile memory allows only unidirectional programming, i.e., programming from an erased condition L0 to the programmed charge states of L1, L2, and L3. Thus, once data is written to a memory cell the entire block, page or sector needs to be erased before modified data is written to this same block, page, or sector, a constraint that is a time consuming sequence of operations and also reduces the life of the non-volatile memory.

In accordance with various features of the present invention, an encoding controller 24 is located within non-volatile memory 26 to alleviate the number of erase operations performed on the memory. One feature of the present invention provides an encoding scheme that allows bit twiddle programming granularity. In accordance with another feature, the present invention provides single-cell error detection and correction on the first write to a nibble as well as writes that bring the nibble data value to Oh. FIGS. 2-8 illustrate steps and processes that an algorithm executed by encoding controller 24 would use to manage non-volatile memory 26.

The table shown in FIG. 2 describes first-write nibble codes that may be programmed to memory cells for nibbles 0h through Fh, and in addition, alternative rewriteable nibble codes. Nibble values 0h-Fh are shown in the rows of the table along with the code represented by the four memory cells Cell-3, Cell-2, Cell-1 and Cell-0, where each memory cell stores one of the level values designated as L3, L2, L1, or L0. By way of example, nibble 0h in the first row of the table is assigned a value of L3, L3, L3, and L3, whereas nibble Fh in the last row is assigned a value of L0, L0, L0, and L0. As seen in the figure, each row in the table presents four memory cells programmed with one of four values that taken collectively; provide the code for one nibble of data. Note that the values for the sixteen first-write nibble codes are chosen to ensure that the codes are orthogonal. Put another way, the nibble code is chosen so that no more than one value stored in a memory cell of a given nibble code can match a stored value in corresponding cells of the other fifteen nibble codes.

It should be noted that there are a number of nibble code assignments that meet certain criteria that is stated within this description. For example, interchanging the columns of the nibble codes in the tables presented in FIG. 2 produce equivalent encoding schemes. Similarly, interchanging nibble values may also produce equivalent encoding schemes.

One criteria of the encoding scheme is that four of the sixteen first-write nibble codes must be rewritable to six different non-zero codes. The figure shows the nibble value Eh having a code of L1, L0, L3, and L1; the nibble value Dh having a code of L1, L3, L1, and L0; the nibble value Bh having a code of L0, L1, L1, and L3; and the nibble value 7h having a code of L3, L1, L0, and L1. These nibble values of Eh, Dh, Bh, and 7h in this solution set are each rewritable to six different non-zero codes, and three of these six codes are rewritable to two different non-zero codes. Note that the nibble values of Eh, Dh, Bh, and 7h have exactly three “1” bits and comprise one L0, two L1's and one L3 value. All of these rewritten codes must be either a one-cell-error code of the first-write nibble code with the same nibble value, or a nibble code that is not a one-cell-error code of any of the sixteen first-write nibble codes.

FIG. 3 illustrates the first of the four nibble values (first presented in FIG. 2) as Eh and shows how the code of L1, L0, L3, and L1 is rewriteable to six different non-zero codes for that nibble value. Specifically, the six non-zero codes are shown as L2, L1, L3, and L1 having a nibble value of Ch; the code of L2, L2, L3 and L1 having a nibble value of Ah; and the code of L2, L0, L3, and L2 having a nibble value of 6h. A memory cell having a level value that is underscored means that the stored value is encoded with a single cell error. If all four cells are underscored then the nibble code is one of the alternate nibble codes listed in FIG. 2.

These three nibble values can collectively be rewritten to the other three nibble values of 8 (encoded as L2, L2, L3, L1), 4 (encoded as L2, L2, L3, L2), and 2 (encoded as L3, L2, L3, L2). Since the latter three nibble values can be rewritten by the former three nibble values, it has been demonstrated that the nibble value of Eh can be rewritten to six different non-zero nibble codes. This also demonstrates that three of the nibble values are rewritable to non-zero nibble values. Furthermore, FIG. 3 shows that each of these rewritable nibbles can be rewritten to exactly two different non-zero nibbles.

FIG. 4 illustrates the second of the four nibble values (first presented in FIG. 2) as Dh and shows how the code of L1, L3, L1, and L0 is rewriteable to six different non-zero codes for that nibble value. Specifically, the six non-zero codes are shown as L2, L3, L2, and L0 having a nibble value of Ch; the code of L1, L3, L2 and L1 having a nibble value of 9h; the code of L1, L3, L2, and L2 having a nibble value of 5h. Again, a memory cell having a level value that is underscored means that the stored value has an error.

These three nibble values can collectively be rewritten to the other three nibble values of 8h (encoded as L2, L3, L2, L3), 4h (encoded as L2, L3, L3, L2), and 1h (encoded as L1, L3, L2, L3). Since the latter three nibble values can be rewritten by the former three nibble values, it has been demonstrated that the nibble value of Dh can be rewritten to six different non-zero nibble codes. This also demonstrates that three of the nibble values are rewritable to non-zero nibble values. Furthermore, FIG. 4 shows that each of these rewritable nibbles can be rewritten to exactly two different non-zero nibbles.

FIG. 5 illustrates the third of the four nibble values (first presented in FIG. 2) as Bh and shows how the code of L0, L1, L1, and L3 is rewriteable to six different non-zero codes for that nibble value. The six non-zero codes are shown as L2, L2, L1, and L3 having a nibble value of Ah; the code of L0, L2, L2 and L3 having a nibble value of 9h; the code of L1, L2, L1, and L3 having a nibble value of 3h.

These three nibble values of Ah, 9h, and 3h can collectively be rewritten to the other three nibble values of 8h encoded as L2, L3, L2, L3, 2h encoded as L3, L2, L1, L3, and 1h encoded as L3, L2, L2, L3. Since the latter three nibble values can be rewritten by the former three nibble values, it has been demonstrated that the nibble value of Bh can be rewritten to six different non-zero nibble codes. This also demonstrates that three of the nibble values are rewritable to non-zero nibble values. FIG. 5 shows that each of these rewritable nibbles can be rewritten to exactly two different non-zero nibble values.

FIG. 6 illustrates the fourth of the four nibble values (first presented in FIG. 2) as 7h and shows how the code of L3, L1, L0, and L1 is rewriteable to six different non-zero codes for that nibble value. The six non-zero codes are shown as L3, L1, L1, and L2 having a nibble value of 6h; the code of L3, L1, L2 and L2 having a nibble value of 5h; the code of L3, L2, L0, and L2 having a nibble value of 3h.

The three nibble values of 6h, 5h, and 3h can collectively be rewritten to the other three nibble values of 4h (encoded as L3, L1, L2, L3), 2h (encoded as L3, L2, L3, L2), and 1h (encoded as L3, L2, L2, L3). Again, since the latter three nibble values can be rewritten by the former three nibble values it has been demonstrated that the nibble value of 7h can be rewritten to six different non-zero nibble codes. This also demonstrates that three of the nibble values are rewritable to non-zero nibble values. Furthermore, FIG. 6 shows that each of these rewritable nibbles can be rewritten to exactly two different non-zero nibble values.

Of the four nibble values Eh, Dh, Bh, and 7h in this solution set that are rewritable to six different non-zero codes, it has been demonstrated that the criteria of the encoding scheme requiring that three of these codes must be successively rewritable to two different non-zero codes has been satisfied. Another criterion that has been clearly satisfied is that all of these rewritten codes must be either a one-cell-error code of the first-write nibble code with the same nibble value, or a nibble code that is not a one-cell-error code of any of the sixteen first-write nibble codes.

FIGS. 7-9 are diagrams of the comprehensive nibble code transitions in accordance with the present invention. Shown in the figures are the transitions from the erase state of L0, L0, L0, and L0 for the nibble value Fh to the other nibble values in descending order of Eh, Dh, Ch, Bh, Ah, 9h, 8h, 7h, 6h, 5h, 4h, 3h, 2h, 1, and 0h. Thus, the nibble codes for the nibble values listed in FIGS. 7-9 are shown with transitions to the all zero code value denoted by L3, L3, L3, and L3. Note that the figures also include the transitions previously described in FIGS. 2-6.

Another criterion for the encoding scheme is that six of the other first-write nibble codes must be rewritable to two different non-zero codes. Briefly referring to FIGS. 7-9 note that the six nibble codes having the following nibble values: Ch, Ah, 9h, 6h, 5h, and 3h are rewritable to two different non-zero codes. Again, all of these rewritten codes must be either a one-cell-error code of the first-write nibble code with the same nibble value, or a nibble code that is not a one-cell-error code of any of the sixteen first-write nibble codes. Also note that the nibble values of Ch, Ah, 9h, 6h, 5h, and 3h have exactly two “1” bits and the average cell level is 1½, Ch→(2+1+3+0)/4+1½ and Ah→(2+2+1+1)/4+1½. Further note that an alternative rewritable nibble code is made of one L0, two L2's, and one L3.

Yet another criterion for the encoding scheme is that fifteen of the first-write nibble codes must be rewritable to the sixteenth nibble code. This sixteenth nibble code is defined as the zero code of L3, L3, L3 and L3 for the nibble value 0h. Clearly shown in FIGS. 7-9 are the transitions of Fh, Eh, Dh, Ch, Bh, Ah, 9h, 8h, 7h, 6h, 5h, 4h, 3h, 2h, and 1 to the zero code, thus fulfilling this criteria.

FIG. 10 is a flow diagram that defines rules for encoding memory cells to provide solution sets to mathematical problems. In some embodiments, method 1000, or portions thereof, is performed by encoding controller 24 operating as a state machine, a processor, or an electronic system. Method 1000 is not limited by the particular type of apparatus, software element, or system performing the method. Note that the various actions in method 1000 may be performed in the order presented, or may be performed in a different order.

Method 1000 includes an algorithm process 1002 where stored values are chosen for the sixteen first-write nibble codes to ensure that the codes are orthogonal. In process 1004 four of those sixteen first-write nibble codes must be rewritable to six different non-zero codes. In process 1006 each of the four nibble codes must be rewritable to three different nibble codes, and each of these resulting codes must be rewritable to two different non-zero codes. In process 1008 six of the other first-write nibble codes must also be rewritable to two different non-zero codes. In process 1010 fifteen of the first-write nibble codes must be rewritable to the sixteenth nibble code that is defined as the zero code. Block 1012 stipulates that all rewritten codes must be either a one-cell-error code of the first-write nibble code with the same nibble value, or be a nibble code that is not a one-cell-error code of any of the sixteen first-write nibble codes.

By using the encoding scheme in accordance with the present invention, error correction is provided with an advantage over SBC encoding. The advantage of the present encoding scheme is that it provides single-cell error detection and correction on program operations in which the initial nibble value is Fh and on program operations that result in a nibble value of 0h. In Flash file systems, nibbles are infrequently programmed twice to non-zero data between erase cycles, and therefore, very few bits of data are not protected with error correction using this invention. Various embodiments have been presented that use multiple writes to an advantage and make it possible to program a nibble more than once with non-zero data between erase cycles.

Although prior art byte twiddle allows single-cell error detection, correction, and the flexibility to program a given byte multiple times between erase cycles, that technology only permits an eight-bit boundary. In contrast, the present invention provides first write error protection to a four-bit boundary, and further, bit pairs may be programmed with single-cell error detection and correction for every program operation. Also, the present invention encodes nibble values with three “1” bits, namely Eh, Dh, Bh, and 7h, for maximum reprogram-ability. The present invention encodes the nibble values having a “1” bit, namely 8h, 4h, 2h, and 1h, with minimal reprogram-ability. This encoding scheme allows Nibble Twiddle to emulate SBC programming from a user perspective.

In addition, whereas prior art Nibble Twiddle makes use of mapped nibble states, the present invention utilizes unmapped nibble states. The present invention also enables a useful amount of error correction which significantly enhances the overall reliability of the non-volatile memory in its system application and reliability is improved because significantly fewer memory cells are left unprotected by error correction.

By now it should be apparent that embodiments of the present invention have provided an encoding scheme for a multi-level cell (MLC) non-volatile memory. Criteria for encoding the memory cells has been described to ensure the appropriate solution sets lead to first write error protection on a four-bit boundary and bit pairs may be programmed with single-cell error detection and correction for every program operation.

While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes, and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention. 

1. A wireless device, comprising: a multicore processor; and a non-volatile memory device coupled to the multicore processor, the non-volatile memory device comprising memory cells and an encoder controller to provide first write error protection to a four-bit boundary on a nibble code, each of the memory cells placeable into any of more than two charge states, the nibble code comprising four code cells, each code cell corresponding to a memory cell and comprising a level value included in a set of more than two level values corresponding to the more than two charge states, each level value in the set of more than two level values corresponding to one of the more than two charge states.
 2. The wireless device of claim 1 wherein bit pairs are programmed with single-cell error detection and correction for every program operation.
 3. The wireless device of claim 1 wherein the encoder controller executes an encoding scheme that has bit twiddle programming granularity.
 4. The wireless device of claim 1 further comprising: single-cell error detection and correction on a first write to a nibble and transition writes that bring a nibble data value to a zero value.
 5. A wireless device, comprising: a multicore processor; and a non-volatile memory device coupled to the multicore processor and having an encoder controller to program a nibble more than once with non-zero data between erase cycles, wherein the encoder controller is to execute an encoding scheme in which, of a set of orthogonal first-write nibble codes, a subset are rewritable to multiple different non-zero nibble codes.
 6. The wireless device of claim 5 wherein no more than one cell of a given nibble code matches corresponding cells of other nibble codes in the set of first-write nibble codes.
 7. The wireless device of claim 5 wherein rewritten codes are a one-cell-error code of the first-write nibble code with a same nibble value.
 8. The wireless device of claim 5 wherein a nibble code is not a one-cell-error code of any of the nibble codes in the set of first-write nibble codes.
 9. The wireless device of claim 5 wherein the encoder controller is to provide first write error protection to a four-bit boundary.
 10. A method to dynamically encode a memory device connected to a processor, comprising: using an encoder controller within the memory device to execute an encoding scheme wherein, the nibble codes in a set of first-write nibble codes are orthogonal codes, and a subset are rewritable to multiple different non-zero nibble codes.
 11. The method of claim 10 wherein one or more of the multiple different non-zero codes are successively rewritable to two different non-zero codes.
 12. The method of claim 11 further including, by the encoder controller, ensuring that all of the nibble codes in the subset are rewritten to nibble codes that are one-cell-error codes of first-write nibble codes with same nibble values.
 13. The method of claim 12 further including, by the encoder controller, providing that the subset comprises nibble codes having nibble values of Eh, Dh, Bh, and 7h.
 14. The method of claim 10 further including, by the encoder controller, ensuring that a nibble code is not a one-cell-error code of any of the set of first-write nibble codes.
 15. The method of claim 10 wherein multiple first-write nibble codes other than those in the subset are rewritable to two different non-zero codes.
 16. The method of claim 15 wherein the multiple first-write nibble codes comprise nibble codes having nibble values of Ch, Ah, 9h, 6h, 5h, and 3h.
 17. The method of claim 10 wherein all but a single nibble code of the first-write nibble codes are rewritable to the single nibble code.
 18. The method of claim 17 wherein the single nibble code is a zero code. 